

Customer No.: 31561
Docket No.: 09919-US-PA-1
Application No.: 10/711,624

REMARKS

Present Status of the Application

Claim 1 is rejected under 35 U.S.C. 112, second paragraph. Claim 1 is rejected under 35 U.S.C. 112, first paragraph. Claim 1 is rejected under 35 U.S.C. 102(b) as being anticipated by Storino et al. (USP 6150869, hereinafter Storino). Reconsideration and allowance of those claims are respectfully requested.

Discussion of Claim and Specification amendment

The amendment to lines 5-8 of [Para 14] does not introduce new matter because it is supported by lines 2-5 of [Para 24]. The amendment to lines 11-13 of [Para 14] does not introduce new matter because it is supported by [Para 25]. The amendment to lines 2-5 of [Para 24] does not introduce new matter because it is supported by lines 5-8 of [Para 14]. Currently amended Claim 1 does not introduce new matter because it is supported by [Para 14], [Para 24] and [Para 25].

Discussion of Claim Rejection under 35 USC 112, second paragraph

The non-final Office Action rejected claim 1 under 35 U.S.C. 112, second paragraph. Applicants amended claim 1 to overcome this rejection.

Customer No.: 31561
Docket No.: 09919-US-PA-1
Application No.: 10/711,624

Discussion of Claim Rejection under 35 USC 112, first paragraph

The non-final Office Action rejected claim 1 under 35 U.S.C. 112, first paragraph. Applicants amended claim 1 to overcome this rejection. Furthermore, in lines 8-10 of claim 1, to turn on the transistor, the drain terminal and source terminal of the transistor are applied with Vcc and 0V, respectively, so the drain terminal and source terminal of the transistor are not short together and the transistor will not be damaged.

Discussion of Claim Rejection under 35 USC 102(b)

Claim 1 is rejected under 35 U.S.C. 102(b) as being anticipated by Storino. To anticipate a claim, a reference must teach/disclose/suggest each and every limitation of the claim. Applicants respectfully disagree and traverse the above rejection as set forth below.

As for circuit configuration, in Claim 1, the transistor and the control transistor share a common source and the drain region of the control transistor is electrically connected to the main body of the transistor. But, in Fig. 3 of Storino, the NFET 112 and the NFET 116 does not share a common source and the drain of the NFET 116 is grounded, not connected to the main body of the NFET 112.

In claim 1, to turn on the transistor, a bias voltage Vcc is applied to both the drain terminal and gate terminal of the transistor and 0V is applied to the source terminal of the transistor and the gate terminal of the control transistor. However, in Storino, if a "Logic Low" CLK is applied, a "Logic High" PCHG is generated (from the PFET 106) and applied to the NFET 112 to turn on

Customer No.: 31561
Docket No.: 09919-US-PA-1
Application No.: 10/711,624

the NFET 112. This means, during turning on the NFET 112, the OUT signal (the drain terminal of the NFET 112) is "Logic Low". So, the turn on of the transistor in claim 1 is different from the turn-on the NFET 112.

Secondly, Storino does not disclose how to turn off the NFET 112. When the CLK signal is H, the PFET 106 is off and the signal PCHG, or turn-off of the NFET 112, is determined by the signals A and B. In claim 1, to turn off the transistor, the bias voltage Vcc is applied to the drain terminal of the transistor and 0V is applied to both the gate terminal and source terminal of the transistor. So, the turn off of the transistor in claim 1 is different from the turn-off the NFET 112.

Therefore, the circuit configuration and operation of claim 1 is different and not anticipated by Storino and the rejection should be withdrawn.

Prior Art Made of Record

The prior art made of record has been considered, but is not believed to affect the patentability of the presently pending claims.

Customer No.: 31561
Docket No.: 09919-US-PA-1
Application No.: 10/711,624

CONCLUSION

In light of the foregoing amendments and for at least the reasons set forth above, Applicant respectfully submits that all rejections have been traversed, rendered moot, and/or accommodated, and that the now pending claim 1 are in condition for allowance. Favorable reconsideration and allowance of the present application and all pending claims are hereby courteously requested. If, in the opinion of the Examiner, a telephonic conference would expedite the examination of this matter, the Examiner is invited to call the undersigned attorney.

Respectfully submitted,

Date: May 23, 2005

Belinda Lee
Belinda Lee
Registration No. 46,863

Jiang Chyun Intellectual Property Office
7th Floor-1, No. 100
Roosevelt Road, Section 2
Taipei, 100
Taiwan
Tel: 011-886-2-2369-2800
Fax: 011-886-2-2369-7233
Email: belinda@jicpgroup.com.tw
Usa@jicpgroup.com.tw